


FIG. 1 (PRIOR ART)






FIG. 34




FIG. 3B




FIG. 4


Preamble	ECC block	Postamble

FIG. 5A

Clock Alignment acquisition	<u>Level</u>	Equalizer	Block
	<u>Calibration</u>	Training	Address

FIG.5B

## Preamble format



## FIG. 5C

- a address
- b Erc data synch
- Data block/ECC format

ad g b g c g e g c g e g c g e f d g b h c

- c timing fields
- d AGC
- e DC
- f ECC
- g data
- h trellis cleanup



- c timing fields
- g filler data
- h trellis cleanup
- e DC control
- d AGC fields

Postamble format

cghecghecghedg

FIG. 5D




FIG. 6